

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/808,287	03/25/2004	Kenji Kamada	XA-10061	5093
	7590 02/22/2008 CKBRIDGE PC		EXAM	IINER
1751 PINNACI SUITE 500	LE DRIVE		LEE, CHU	JN KUAN
MCLEAN, VA	22102-3833		ART UNIT	PAPER NUMBER
			2181	
			NOTIFICATION DATE	DELIVERY MODE
			02/22/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ipdocketing@milesstockbridge.com sstiles@milesstockbridge.com

		hN			
	Application No.	Applicant(s)			
	10/808,287	KAMADA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Chun-Kuan (Mike) Lee	2181			
The MAILING DATE of this communication eriod for Reply	appears on the cover sheet with	the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REWHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by some Any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUNICATER 1.136(a). In no event, however, may a report. Beriod will apply and will expire SIX (6) MONTH statute, cause the application to become ABA	ATION. bly be timely filed HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).			
tatus					
1) Responsive to communication(s) filed on 2	28 December 2007.				
2a)⊠ This action is FINAL . 2b)□	This action is non-final.				
3) Since this application is in condition for all	owance except for formal matter	rs, prosecution as to the merits is			
closed in accordance with the practice und	der <i>Ex parte Quayle</i> , 1935 C.D.	11, 453 O.G. 213.			
isposition of Claims					
4) Claim(s) 1 and 3-5 is/are pending in the ap	Claim(s) <u>1 and 3-5</u> is/are pending in the application.				
4a) Of the above claim(s) is/are with					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1 and 3-5</u> is/are rejected.		·			
7) Claim(s) is/are objected to.	•				
8) Claim(s) are subject to restriction a	nd/or election requirement.				
pplication Papers					
9) ☐ The specification is objected to by the Exar	miner.				
10)⊠ The drawing(s) filed on <u>25 March 2004</u> is/a	ire: a)⊠ accepted or b)⊡ obje	cted to by the Examiner.			
Applicant may not request that any objection to	the drawing(s) be held in abeyanc	e. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the co	orrection is required if the drawing(s	i) is objected to. See 37 CFR 1.121(d).			
11) The oath or declaration is objected to by the	e Examiner. Note the attached	Office Action or form PTO-152.			
riority under 35 U.S.C. § 119					
12)⊠ Acknowledgment is made of a claim for for a)⊠ All b)□ Some * c)□ None of:	eign priority under 35 U.S.C. §	119(a)-(d) or (f).			
 Certified copies of the priority document 	•				
2. Certified copies of the priority document					
3. Copies of the certified copies of the		eceived in this National Stage			
application from the International Bu					
* See the attached detailed Office action for a	a list of the certified copies not re	eceivea.			
ttachment(s)	4) 🔲 Interview Su				
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	B) Paper No(s)/	/Mail Date			
Information Disclosure Statement(s) (PTO/SB/08)	5) L Notice of Info	ormal Patent Application			
Paper No(s)/Mail Date	6)	<u>.</u> ,			

10/808,287 Art Unit: 2181

DETAILED ACTION

RESPONSE TO ARGUMENTS

- 1. Applicant's arguments with respect to claims 1 and 3-5 have been considered but are most in view of the new ground(s) of rejection. Currently, claim 2 is canceled and claims 1 and 3-5 are pending for examination.
- 2. In response to applicant's arguments, on page 5, 3rd paragraph, regarding the amended independent claim 1 rejected under 35 U.S.C. 103(a) that the combination of references does not teach/suggest the amended claimed limitation of "... a first memory external to the direct memory access controller ..."; applicant's arguments have fully been considered, but are not found to be persuasive.

Please note that one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

The examiner relied on <u>Farazmandnia</u> for the teaching of the above amended claimed limitation, wherein <u>Farazmandnia</u> teaches a first memory (Fig. 2, ref. 204) is external to a direct memory access controller (Fig. 2, ref. 206).

II. REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 103

10/808,287 Art Unit: 2181

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1 and 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Laine et al.</u> (US Patent 6,687,796) in view of <u>Farazmandnia et al.</u> (US Patent 6,728,795).
- 4. As per claim 1, <u>Laine</u> teaches a serial communication device, comprising:
 a serial interface (e.g. serial port) to receive data (col. 7, I. 66 to col. 8, I. 7); and
 a direct memory access (DMA) controller (Fig. 2-3B, ref. 210) to transfer said
 data received by said serial interface from said serial interface to a first memory (e.g.
 first-in first-out (FIFO) buffer) (col. 5, II. 36-54),

wherein said DMA controller is started up before said serial interface receives said data (col. 6, II. 20-24), as the DMA controller's port must be able to respond to the received request for data transferring, the DMA controller must be already active (i.e. already started up) before receiving the request;

said DMA controller (Fig. 2, ref. 210) sets a number of transfers before said serial interface receives said data (col. 5, I. 19 to col. 6, I. 24), wherein the number of transfers is set by the DMA controller via the DMA controller setting by configuring the size of the FIFO,

10/808,287 Art Unit: 2181

the number of data received (e.g. received by reading) at a time by the serial interface (e.g. serial port) (col. 5, I. 19 to col. 6, I. 24 and col. 7, I. 66 to col. 8, I. 7), and

said direct memory access controller (Fig. 3A, ref. 370) outputs a direct memory access transfer end interrupt signal to a central processing unit (e.g. CPU) (col. 6, II. 62-64), as the interrupt generator (Fig. 3A, ref. 370) generating interrupts to the CPU according to the DMA configuration and state.

Laine does not teach the serial communication device, comprising:
wherein the first memory is external to the direct memory access controller;
setting a number larger than the number of data received ...; and
the number of data transferred from said serial interface

Farazmandnia teaches a system and a method comprising:

a first memory (Fig. 2, ref. 204) is external to a direct memory access controller (Fig. 2, ref. 206);

setting a number (e.g. number set to 7 as the DMA FIFO have 7 blocks for data buffering) larger than the number of data received at a time (e.g. one byte is received at a time) as the number of transfers to said first memory (e.g. DMA FIFO 204 of Fig. 2) (col. 1, I. 52 to col. 2, I. 17), as the DMA FIFO is preferably set to a size of 8 bytes, with 7 blocks have one byte each for buffering data, which is larger than the number of one byte data that is received at a time, as a number of transfers; and

the number of data transferred from a serial interface (Fig. 2, ref. 200) to the first memory (e.g. DMA FIFO 204 of Fig. 2) reaches said number set as the number of

10/808,287 Art Unit: 2181

transfers (col. 1, I. 52 to col. 2, İ. 17), wherein the number data transferred reaches the number of transfers as the DMA FIFO is filled.

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include <u>Farazmandnia</u>'s transferring of data when the FIFO is filled into <u>Laine</u>'s DMA controller for the benefit of providing a high-speed asynchronous data transferring (<u>Farazmandnia</u>, col. 1, II. 52-55) to obtain the invention as specified in claim 1.

- 5. As per claim 3, Laine and Farazmandnia teach all the limitations of claim 1 as discussed above, where Farazmandnia further teaches the serial communication device comprising wherein said serial interface outputs a receive timeout interrupt signal to said central processing unit when said data reception is stopped for a certain period after the start of said data reception (Farazmandnia, col. 2, II. 1-17), wherein the transferring of data from the FIFO buffer to the host memory is resulted from a timer expiring, which would also initiate the corresponding transferring of interrupt to the CPU.
- 6. As per claim 4, <u>Laine</u> and <u>Farazmandnia</u> teach all the limitations of claim 3 as discussed above, where <u>Farazmandnia</u> further teaches the serial communication device comprising wherein said direct memory access controller retransfers said transferred data from said first memory (<u>Farazmandnia</u>, DMA buffer 204 of Fig. 2) to a second memory (<u>Farazmandnia</u>, host memory 208 of Fig. 2) as triggered by said direct memory

1

10/808,287 Art Unit: 2181

access transfer end interrupt signal or said receive timeout interrupt signal (Farazmandnia, col. 1, I. 52 to col. 2, I. 17).

7. As per claim 5, <u>Laine</u> and <u>Farazmandnia</u> teach all the limitations of claim 1 as discussed above, where both further teach the serial communication device comprising wherein said first memory is comprised of two or more memory areas (<u>Laine</u>, FIFO 0, FIFO 1, FIFO 2, FIFO 3, FIFO 4, FIFO 5 of Fig. 3A), and

wherein said direct memory access controller has a continuous transfer function and transfers said data from said serial interface to said first memory while alternately switching the destinations of the data received by said serial interface among said two or more memory areas as triggered by said direct memory access transfer end interrupt signal or a receive timeout interrupt signal (<u>Laine</u>, col. 16, II. 49-57 and <u>Farazmandnia</u>, col. 1, I. 52 to col. 2, I. 17), wherein the DMA controller is a multi-channel DMA controller and servicing each corresponding channels in a round-robin method, therefore, in finishing the servicing of one of the channels, the multi-channel DMA controller switches to receiving data for the next channel into the corresponding FIFO buffer, wherein the servicing finished either from the filling of the FIFO buffer or the expiration of the timer.

10/808,287 Art Unit: 2181

III. CLOSING COMMENTS

Conclusion

a. STATUS OF CLAIMS IN THE APPLICATION

The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. 707.07(i):

a(1) CLAIMS REJECTED IN THE APPLICATION

Per the instant office action, applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, claims 1 and 3-5 have received a final action on the merits. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

b. DIRECTION OF FUTURE CORRESPONDENCES

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun-Kuan (Mike) Lee whose telephone number is (571) 272-0671. The examiner can normally be reached on 8AM to 5PM.

IMPORTANT NOTE

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/808,287 Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

February 06, 2008

Chun-Kuan (Mike) Lee Examiner

Art Unit 2181

ALFORD KINDHED

CURERVISORY PATENT EXAMINER